

1T 8051

8-bit Microcontroller

**NuMicro® Family**  
**MS51 Series**  
**MS51FB9AE**  
**MS51XB9AE**  
**MS51XB9BE**  
**Datasheet**

*The information described in this document is the exclusive intellectual property of Nuvoton Technology Corporation and shall not be reproduced without permission from Nuvoton.*

*Nuvoton is providing this document only for reference purposes of NuMicro microcontroller based system design. Nuvoton assumes no responsibility for errors or omissions.*

*All data and specifications are subject to change without notice.*

For additional information or questions, please contact: Nuvoton Technology Corporation.

[www.nuvoton.com](http://www.nuvoton.com)

**TABLE OF CONTENTS**

<b>1 GENERAL DESCRIPTION .....</b>	<b>7</b>
<b>2 FEATURES.....</b>	<b>8</b>
<b>3 PARTS INFORMATION.....</b>	<b>11</b>
3.1 MS51 Series Package Type.....	11
3.2 MS51 Series Selection Gude.....	11
3.3 MS51 Series Selection Code.....	12
<b>4 PIN CONFIGURATION.....</b>	<b>13</b>
4.1 MS51FB9AE / MS51XB9AE / MS51XB9BE Pin Configuration.....	13
4.1.1 TSSOP 20-pin Package Pin Diagram.....	13
4.1.2 QFN 20-pin Package Pin Diagram.....	14
4.2 MS51FB9AE / MS51XB9AE / MS51XB9BE Pin Description.....	16
<b>5 BLOCK DIAGRAM .....</b>	<b>19</b>
5.1 MS51 16K Series Block Diagram.....	19
<b>6 FUNCTION DESCRIPTION .....</b>	<b>20</b>
6.1 Memory Organization.....	20
6.2 System Manager.....	21
6.2.1 Clock System.....	21
6.3 Flash Memory Contorl .....	22
6.3.1 In-Application-Programming (IAP) .....	22
6.4 General Purpose IO (GPIO).....	23
6.4.1 GPIO Mode.....	23
6.5 Timer.....	24
6.5.1 Timer/Counter 0 And 1 .....	24
6.5.2 Timer2 And Input Capture .....	24
6.5.3 Timer3.....	24
6.6 Watchdog Timer (WDT).....	25
6.6.1 Overview .....	25
6.7 Self Wake-Up Timer (WKT).....	26
6.7.1 Overview .....	26
6.8 Serial Port (UART0 & UART1) .....	27
6.8.1 Overview .....	27
6.9 Serial Peripheral Interface (SPI) .....	28
6.9.1 Overview .....	28
6.10 Inter-Integrated Circuit ( $I^2C$ ) .....	29
6.10.1 Overview .....	29

6.11	Pulse Width Modulated (PWM) .....	30
6.11.1	Overview .....	30
6.12	12-Bit Analog-To-Digital Converter (ADC) .....	31
6.12.1	Overview .....	31
<b>7</b>	<b>APPLICATION CIRCUIT .....</b>	<b>32</b>
7.1	Power Supply Scheme .....	32
7.2	Peripheral Application Scheme .....	33
<b>8</b>	<b>ELECTRICAL CHARACTERISTICS .....</b>	<b>34</b>
8.1	General Operating Conditions .....	34
8.2	DC Electrical Characteristics .....	35
8.2.1	Supply Current Characteristics .....	35
8.2.2	Wakeup Time from Low-Power Modes.....	37
8.2.3	I/O DC Characteristics .....	37
8.3	AC Electrical Characteristics .....	40
8.3.1	Internal High Speed RC Oscillator (HIRC).....	40
8.3.2	External 4~24 MHz High Speed Clock Input Signal Characteristics.....	42
8.3.3	10 kHz Internal Low Speed RC Oscillator (LIRC).....	43
8.3.4	I/O AC Characteristics.....	44
8.4	Analog Characteristics.....	45
8.4.1	Reset and Power Control Block Characteristics .....	45
8.4.2	12-bit SAR ADC .....	47
8.5	Communications Characteristics.....	49
8.5.1	SPI Dynamic Characteristics.....	49
8.5.2	I <sup>2</sup> C Dynamic Characteristics.....	50
8.6	Flash DC Electrical Characteristics .....	51
8.7	Absolute Maximum Ratings .....	52
8.7.1	Voltage Characteristics .....	52
8.7.2	Current Characteristics .....	52
8.7.3	Thermal Characteristics .....	53
8.7.4	EMC Characteristics.....	54
8.7.5	Package Moisture Sensitivity(MSL) .....	55
8.7.6	Soldering Profile.....	56
<b>9</b>	<b>PACKAGE DIMENSIONS .....</b>	<b>57</b>
9.1	TSSOP20 (4.4 X 6.5 mm) for MS51FB9AE .....	57
9.2	QFN20 (3.0 X 3.0 mm) for MS51XB9AE .....	58
9.3	QFN20 (3.0 X 3.0 mm) for MS51XB9BE .....	59
<b>10</b>	<b>ABBREVIATIONS .....</b>	<b>60</b>
10.1	Abbreviations.....	60

<b>11 REVISION HISTORY .....</b>	<b>61</b>
----------------------------------	-----------

**LIST OF FIGURES**

Figure 4.1-1 Pin Assignment of TSSOP-20 Package .....	13
Figure 4.1-2 Pin Assignment of QFN-20 Package.....	14
Figure 4.1-3 Pin Assignment of QFN-20 Package.....	15
Figure 5.1-1 Functional Block Diagram.....	19
Figure 6.2-1 Clock System Block Diagram .....	21
Figure 6.1-1 NuMicro® MS51 Power supply circuit .....	32
Figure 6.2-1 NuMicro® MS51 Peripheral interface circuit .....	33
Figure 8.6-1 SPI Master Mode Timing Diagram .....	49
Figure 8.6-3 I <sup>2</sup> C Timing Diagram.....	50
Figure 7.6-1 Soldering profile from J-STD-020C .....	56
Figure 8.1-1 TSSOP-20 Package Dimension .....	57
Figure 8.2-1 QFN-20 Package Dimension for MS51XB9AE.....	58
Figure 8.3-1 QFN-20 Package Dimension for MS51XB9BE.....	59

**LIST OF TABLES**

Table 6.4-1 Configuration for Different I/O Modes .....	23
Table 7.1-1 General operating conditions .....	34
Table 7.2-1 Current consumption in Normal Run mode .....	35
Table 7.2-2 Current consumption in Idle mode .....	36
Table 7.2-3 Chip Current Consumption in Power down mode.....	36
Table 7.2-4 Low-power mode wakeup timings .....	37
Table 7.2-5 I/O input characteristics .....	37
Table 7.2-6 I/O output characteristics .....	38
Table 7.2-7 nRESET Input Characteristics .....	39
Table 7.3-1 16 MHz Internal High Speed RC Oscillator(HIRC) characteristics .....	40
Table 7.3-2 24MHz Internal High Speed RC Oscillator(HIRC) characteristics .....	41
Table 7.3-3 External 4~24 MHz High Speed Clock Input Signal .....	42
Table 7.3-4 10 kHz Internal Low Speed RC Oscillator(LIRC) characteristics.....	43
Table 7.3-5 I/O AC characteristics .....	44
Table 7.4-1 Reset and power control unit .....	45
Table 7.4-2 Minimum Brown-out Detect Pulse Width .....	46
Table 7.4-3 ADC characteristics .....	48
Table 8.6-1 SPI Master Mode Characteristics .....	49
Table 8.6-3 I <sup>2</sup> C Characteristics .....	50
Table 7.5-1 Flash memory characteristics .....	51
Table 7.6-1 Voltage characteristics.....	52
Table 7.6-2 Current characteristics .....	52
Table 7.6-3 Thermal characteristics.....	53
Table 7.6-4 EMC characteristics .....	54
Table 7.6-5 Package Moisture Sensitivity(MSL) .....	55
Table 7.6-6 Soldering Profile.....	56
Table 9.1-1 List of Abbreviations.....	60

## 1 GENERAL DESCRIPTION

The MS51 is an embedded flash type, 8-bit high performance 1T 8051-based microcontroller. The instruction set is fully compatible with the standard 80C51 and performance enhanced.

The MS51FB9AE / MS51XB9AE / MS51XB9BE contains an 16K Bytes of main Flash called APROM, in which the contents of User Code resides. The MS51 Flash supports In-Application-Programming (IAP) function, which enables on-chip firmware updates. IAP also makes it possible to configure any block of User Code array to be used as non-volatile data storage, which is written by IAP and read by IAP or MOVC instruction, this function means whole 16K Bytes area all can be use as Data Flash through IAP command. MS51 support an function of configurable Flash from APROM called LDROM, in which the Boot Code normally resides for carrying out In-System-Programming (ISP). The LDROM size is configurable with a maximum of 4K Bytes by CONFIG define. There is an additional include special 128 bytes security protection memory (SPROM) to enhance the security and protection of customer application. To facilitate programming and verification, the Flash allows to be programmed and read electronically by parallel Writer or In-Circuit-Programming (ICP). Once the code is confirmed, user can lock the code for security.

The MS51FB9AE / MS51XB9AE / MS51XB9BE provides rich peripherals including 256 Bytes of SRAM, 1K Bytes of auxiliary RAM (XRAM), Up to 18 general purpose I/O, two 16-bit Timers/Counters 0/1, one 16-bit Timer2 with three-channel input capture module, one Watchdog Timer (WDT), one Self Wake-up Timer (WKT), one 16-bit auto-reload Timer3 for general purpose or baud rate generator, two UARTs with frame error detection and automatic address recognition, one SPI, one I<sup>2</sup>C, five enhanced PWM output channels, eight-channel shared pin interrupt for all I/O, and one 12-bit ADC. The peripherals are equipped with 18 sources with 4-level-priority interrupts capability.

The MS51FB9AE / MS51XB9AE / MS51XB9BE is equipped with three clock sources and supports switching on-the-fly via software. The three clock sources include external clock input, 10 kHz internal oscillator, and one 16 MHz internal precise oscillator that is factory trimmed to  $\pm 1\%$  at room temperature. The MS51 provides additional power monitoring detection such as power-on reset and 4-level brown-out detection, which stabilizes the power-on/off sequence for a high reliability system design.

The MS51FB9AE / MS51XB9AE / MS51XB9BE microcontroller operation consumes a very low power with two economic power modes to reduce power consumption — Idle and Power-down mode, which are software selectable. Idle mode turns off the CPU clock but allows continuing peripheral operation. Power-down mode stops the whole system clock for minimum power consumption. The system clock of the MS51 can also be slowed down by software clock divider, which allows for a flexibility between execution performance and power consumption.

With high performance CPU core and rich well-designed peripherals, the MS51 benefits to meet a general purpose, home appliances, or motor control system accomplishment.

## 2 FEATURES

### *Core and System*

<b>8051</b>	<ul style="list-style-type: none"> <li>Fully static design 8-bit high performance 1T 8051-based CMOS microcontroller.</li> <li>Instruction set fully compatible with MCS-51.</li> <li>4-priority-level interrupts capability.</li> <li>Dual Data Pointers (DPTRs).</li> </ul>
<b>Power On Reset (POR)</b>	<ul style="list-style-type: none"> <li>POR with 1.15V threshold voltage level</li> </ul>
<b>Brown-out Detector (BOD)</b>	<ul style="list-style-type: none"> <li>4-level selection, with brown-out interrupt and reset option. (4.4V / 3.7V / 2.7V / 2.2V)</li> </ul>
<b>Low Voltage Reset (LVR)</b>	<ul style="list-style-type: none"> <li>LVR with 2.0V threshold voltage level</li> </ul>
<b>Security</b>	<ul style="list-style-type: none"> <li>96-bit Unique ID (UID)</li> <li>128-bit Unique Customer ID (UCID)</li> <li>128-bytes security protection memory SPROM</li> </ul>

### *Memories*

<b>Flash</b>	<ul style="list-style-type: none"> <li>16 KBytes of APROM for User Code.</li> <li>4/3/2/1 Kbytes of Flash for loader (LDROM) configure from APROM for In-System-Programmable (ISP)</li> <li>Flash Memory accumulated with pages of 128 Bytes from APROM by In-Application-Programmable (IAP) means whole APROM can be use as Data Flash</li> <li>An additional 128 bytes security protection memory SPROM</li> <li>Code lock for security by CONFIG</li> </ul>
<b>SRAM</b>	<ul style="list-style-type: none"> <li>256 Bytes on-chip RAM.</li> <li>Additional 1 KBytes on-chip auxiliary RAM (XRAM) accessed by MOVX instruction.</li> </ul>

### *Clocks*

<b>Internal Clock Source</b>	<ul style="list-style-type: none"> <li>Default 16 MHz high-speed internal oscillator (HIRC) trimmed to <math>\pm 1\%</math> (accuracy at 25 °C, 3.3 V), <math>\pm 2\%</math> in -20~105°C.</li> <li>Selectable 24 MHz high-speed internal oscillator (HIRC).</li> <li>10 kHz low-speed internal oscillator (LIRC) calibrating to <math>\pm 10\%</math> typically.</li> </ul>
------------------------------	--

### *Timers*

<b>16-bit Timer</b>	<ul style="list-style-type: none"> <li>Two 16-bit Timers/Counters 0 and 1 compatible with standard 8051.</li> <li>One 16-bit Timer2 with three-channel input capture module and 9 input pin can be selected.</li> <li>One 16-bit auto-reload Timer3, which can be the baud rate clock source of UART0 and UART1.</li> </ul>
<b>Watchdog</b>	<ul style="list-style-type: none"> <li>6-bit free running up counter for WDT time-out interval.</li> <li>Selectable time-out interval is 6.40 ms ~ 1.638s since WDT_CLK = 10 kHz (LIRC).</li> <li>Able to wake up from Power-down or Idle mode</li> <li>Interrupt or reset selectable on watchdog time-out</li> </ul>
<b>Wake-up Timer</b>	<ul style="list-style-type: none"> <li>16-bit free running up counter for time-out interval.</li> <li>Clock sources from LIRC</li> <li>Able self Wake-up wake up from Power-down or Idle mode, and auto reload count value.</li> <li>Supports Interrupt</li> </ul>
<b>PWM</b>	<ul style="list-style-type: none"> <li>Up To 6 output pins can be selected</li> <li>Supports maximum clock source frequency up to 24 MHz</li> <li>Supports independent mode for PWM output</li> <li>Supports complementary mode for 3 complementary paired PWM output channels</li> <li>Supports 16-bit resolution PWM counter</li> <li>Supports mask function and tri-state enable for each PWM pin</li> <li>PWM0 module support Dead-time insertion with 8-bit resolution</li> <li>PWM0 module Supports brake function</li> <li>PWM0 module Supports trigger ADC on the following events</li> </ul>

**Analog Interfaces**

<b>Analog-to-Digital Converter (ADC)</b>	<ul style="list-style-type: none"> <li>Analog input voltage range: 0 ~ AV<sub>DD</sub>.</li> <li>12-bit resolution and 10-bit accuracy is guaranteed.</li> <li>Up to 8 single-end analog input channels</li> <li>1 internal channels, they are band-gap voltage (VBG).</li> <li>Up to 500 KSPS sampling rate.</li> <li>Software Write 1 to ADCS bit.</li> <li>External pin (STADC) trigger</li> <li>PWM trigger.</li> </ul>
--	---

**Communication Interfaces**

<b>UART</b>	<ul style="list-style-type: none"> <li>Supports up to 2 UARTs: UART0 &amp; UART1</li> <li>Full-duplex asynchronous communications</li> <li>Programmable 9<sup>th</sup> bit.</li> <li>TXD and RXD of UART0 pins exchangeable via software.</li> </ul>
<b>I<sup>2</sup>C</b>	<ul style="list-style-type: none"> <li>1 sets of I<sup>2</sup>C devices</li> <li>Master/Slave mode</li> <li>Bidirectional data transfer between masters and slaves</li> <li>7-bit addressing mode</li> <li>Standard mode (100 kbps) and Fast mode (400 kbps).</li> <li>Supports 8-bit time-out counter requesting the I<sup>2</sup>C interrupt if the I<sup>2</sup>C bus hangs up and timer-out counter overflows</li> <li>Supports hold time programmable</li> </ul>
<b>SPI</b>	<ul style="list-style-type: none"> <li>1 sets of SPI devices</li> <li>Supports Master or Slave mode operation</li> <li>Supports MSB first or LSB first transfer sequence</li> <li>slave mode up to 12 MHz</li> </ul>
<b>GPIO</b>	<ul style="list-style-type: none"> <li>Four I/O modes: <ul style="list-style-type: none"> <li>Quasi-bidirectional mode</li> <li>Push-Pull Output mode</li> <li>Open-Drain Output mode</li> <li>Input only with high impedance mode</li> </ul> </li> <li>Schmitt trigger input / TTL mode selectable.</li> <li>Each I/O pin configured as interrupt source with edge/level trigger setting</li> <li>Standard interrupt pins INT0 and INT1.</li> <li>Supports high drive and high sink current I/O</li> <li>I/O pin internal pull-up or pull-down resistor enabled in input mode.</li> <li>Maximum I/O Speed is 24 MHz</li> <li>Each GPIO enabling the pin interrupt function will also enable the wake-up function</li> </ul>

**ESD & EFT**

<b>ESD</b>	<ul style="list-style-type: none"> <li>HBM pass 8 kV</li> </ul>
<b>EFT</b>	<ul style="list-style-type: none"> <li>&gt; ± 4.4 kV</li> </ul>
<b>Latch-up</b>	<ul style="list-style-type: none"> <li>150 mA pass</li> </ul>

### 3 PARTS INFORMATION

#### 3.1 MS51 Series Package Type

	MSOP10	TSSOP14	TSSOP20	QFN20	TSSOP28	LQFP32	QFN33
Part No.	MS51BA9AE	MS51DA9AE	MS51FB9AE MS51FC0AE	MS51XB9AE MS51XB9BE MS51XC0BE	MS51EC0AE MS51EB0AE	MS51PC0AE	MS51TC0AE

#### 3.2 MS51 Series Selection Guide

Part Number	Flash (KB)	SRAM (KB)	LDROM (KB) <sup>[1]</sup>	I/O	Timer	PWM	Connectivity				Package	
							ISO 7816-3 <sup>[2]</sup>	UART	SPI	I2C		
MS51BA9AE	8	1	4	8	4	5	-	2	-	1	5-ch	MSOP10
MS51DA9AE	8	1	4	12	4	5	-	2	1	1	8-ch	TSSOP14
MS51XB9AE	16	1	4	18	4	6	-	2	1	1	8-ch	QFN20 <sup>[3]</sup>
MS51XB9BE	16	1	4	18	4	6	-	2	1	1	8-ch	QFN20 <sup>[3]</sup>
MS51FB9AE	16	1	4	18	4	6	-	2	1	1	8-ch	TSSOP20
MS51EB0AE	16	2	4	26	4	11	3	2	1	1	15-ch	TSSOP28
MS51FC0AE	32	2	4	18	4	11	2	2	1	1	10-ch	TSSOP20
MS51XC0BE	32	2	4	18	4	8	2	2	1	1	10-ch	QFN20
MS51EC0AE	32	2	4	26	4	11	3	2	1	1	15-ch	TSSOP28
MS51PC0AE	32	2	4	30	4	12	3	2	1	1	15-ch	LQFP32
MS51TC0AE	32	2	4	30	4	12	3	2	1	1	15-ch	QFN33

Note:

1. ISP ROM programmable 1K/2K/3K/4KB Flash for user program loader (LDROM) share from ARPOM.
2. ISO 7816-3 configurable as UART function, GPIO defined as UART2 ~ UART4.
3. Detailed package information please refer to Chapter 9.2 QFN20 (3.0 X 3.0 mm) for MS51XB9AE and Chapter 9.3 QFN20 (3.0 X 3.0 mm) for MS51XB9BE
4. This document is only for MS51FB9AE / MS51XB9AE / MS51XB9BE product

### 3.3 MS51 Series Selection Code

MS	51	F	B	9	A	E
Core	Line	Package	Flash	SRAM	Reserve	Temperature
1T 8051 Industry	51: Base	B: MSOP10 (3x3 mm) D: TSSOP14 (4.4x5.0 mm) E: TSSOP28 (4.4x9.7 mm) F: TSSOP20 (4.4x6.5 mm) I: SOP8 (4x5 mm) O: SOP20 (300 mil) P: LQFP32 (7x7 mm) T: QFN33 (4x4 mm) U: SOP28 (300 mil) X: QFN20 (3x3mm)	A: 8 KB B: 16 KB C: 32 KB	0: 2 KB 1: 4 KB 2: 8/12 KB 3: 16 KB 6: 32 KB 8: 64 KB 9: 1 KB A: 96 KB		E:-40 ~ 105° C

## 4 PIN CONFIGURATION

### 4.1 MS51FB9AE / MS51XB9AE / MS51XB9BE Pin Configuration

Users can find pin configuration informations by using [NuTool - PinConfigure](#). The NuTool - PinConfigure contains all Nuvoton NuMicro® Family chip series with all part number, and helps users configure GPIO multi-function correctly and handily.

#### 4.1.1 TSSOP 20-pin Package Pin Diagram

Corresponding Part Number: MS51FB9AE




Figure 4.1-1 Pin Assignment of TSSOP-20 Package

#### 4.1.2 QFN 20-pin Package Pin Diagram

##### 4.1.2.1 MS51XB9AE Pin Diagram

Corresponding Part Number: MS51XB9AE




Figure 4.1-2 Pin Assignment of QFN-20 Package

## 4.1.2.2 MS51XB9BE Pin Diagram

Corresponding Part Number: MS51XB9BE




Figure 4.1-3 Pin Assignment of QFN-20 Package

## 4.2 MS51FB9AE / MS51XB9AE / MS51XB9BE Pin Description

Pin Number			Symbol	Multi-Function Description <sup>[1]</sup>
MS51FB9AE	MS51XB9AE	MS51XB9BE		
9	5	6	VDD	POWER SUPPLY: Supply voltage VDD for operation.
7	3	4	VSS	GROUND: Ground potential.
16	12	13	P0.0/ PWM0_CH3/ SPI0_MOSI/ IC3/ T1	P0.0: Port 0 bit 0.
				PWM0_CH3: PWM output channel 3.
				SPI0_MOSI: SPI master output/slave input.
				IC3: Input capture channel 3.
				T1: External count input to Timer/Counter 1 or its toggle output.
17	13	14	P0.1/ PWM0_CH4/ IC4/ SPI0_MISO	P0.1: Port 0 bit 1.
				PWM0_CH4: PWM output channel 4.
				IC4: Input capture channel 4.
				SPI0_MISO: SPI master input/slave output.
18	14	15	P0.2/ ICPCK/OCDCK/ UART1_RXD/ [SCL]	P0.2: Port 0 bit 2.
				ICPCK: ICP clock input.
				OCDCK: OCD clock input.
				UART1_RXD: Serial port 1 receive input.
				[SCL] <sup>[3]</sup> : I2C clock.
19	15	16	P0.3/ PWM0_CH5/ IC5/ ADC_CH6	P0.3: Port 0 bit 3.
				PWM0_CH5: PWM output channel
				IC5: Input capture channel 5.
				ADC_CH6: ADC input channel 6.
20	16	17	P0.4/ PWM0_CH3/ IC3/ ADC_CH5/ STADC	P0.4: Port 0 bit 4.
				PWM0_CH3: PWM output channel 3.
				IC3: Input capture channel 3.
				ADC_CH5: ADC input channel 5.
				STADC: External start ADC trigger
1	20	18	P0.5/ PWM0_CH2/ IC6/ T0/ ADC_CH4	P0.5: Port 0 bit 5.
				PWM0_CH2: PWM output channel 2.
				IC6: Input capture channel 6.
				T0: External count input to Timer/Counter 0 or its toggle output.
				ADC_CH4: ADC input channel 5.
2	19	19	P0.6/ UART0_TXD/	P0.6: Port 0 bit 6.
				UART0_TXD <sup>[2]</sup> : Serial port 0 transmit data output.

Pin Number			Symbol	Multi-Function Description <sup>(1)</sup>
MS51FB9AE	MS51XB9AE	MS51XB9BE		
			ADC_CH3	ADC_CH3: ADC input channel 3.
3	1	20	P0.7/ UART0_RXD/ ADC_CH2	P0.7: Port 0 bit 7.
				UART0_RXD: Serial port 0 receive input.
				ADC_CH2: ADC input channel 2.
15	7	12	P1.0/ PWM0_CH2/ IC2/ SPI0_CLK	P1.0: Port 1 bit 0.
				PWM0_CH2: PWM output channel 2.
				IC2: Input capture channel 2.
				SPI0_CLK: SPI clock.
14	8	11	P1.1/ PWM0_CH1/ IC1/ ADC_CH7/ CLKO	P1.1: Port 1 bit 1
				PWM0_CH1: PWM output channel 1.
				IC1: Input capture channel 1.
				ADC_CH7: ADC input channel 7.
				CLKO: System clock output.
13	9	10	P1.2/ PWM0_CH0/ IC0	P1.2: Port 1 bit 2.
				PWM0_CH0: PWM output channel 0.
				IC0: Input capture channel 0.
12	11	9	P1.3/ I2C0_SCL/ [STADC]	P1.3: Port 1 bit 3.
				I2C0_SCL: I2C clock.
				[STADC] <sup>[4]</sup> : External start ADC trigger
11	10	8	P1.4/ PWM0_CH1/ I2C0_SDA/ PWM0_BRAKE	P1.4: Port 1 bit 4.
				PWM0_CH1: PWM output channel 1.
				I2C0_SDA: I2C data.
				PWM0_BRAKE: Fault Brake input.
10	6	7	P1.5/ PWM0_CH5/ IC7/ SPI0_SS	P1.5: Port 1 bit 5.
				PWM0_CH5: PWM output channel 5.
				IC7: Input capture channel 7.
				SPI0_SS: SPI slave select input.
8	4	5	P1.6/ ICPDA/OCDDA/ UART1_TXD/ [SDA]	P1.6: Port 1 bit 6.
				ICPDA: ICP data input or output.
				OCDDAT: OCD data input or output.
				UART1_TXD: Serial port 1 transmit data output.
				[SDA] <sup>[3]</sup> : I <sup>2</sup> C data.
6	2	3	P1.7/ INT1/	P1.7: Port 1 bit 7.
				INT1: External interrupt 1 input.

Pin Number			Symbol	Multi-Function Description <sup>(1)</sup>
MS51FB9AE	MS51XB9AE	MS51XB9BE		
			ADC_CH0	ADC_CH0: ADC input channel 0.
4	18	1	P2.0/ nRESET	P2.0: Port 2 bit 0 input pin available when RPD (CONFIG0.2) is programmed as 0.  nRESET: nRESET pin is a Schmitt trigger input pin for hardware device reset. A low on this pin resets the device. nRESETpin has an internal pull-up resistor allowing power-on reset by simply connecting an external capacitor to GND.
5	17	12	P3.0/ INT0/ OSCIN/ ADC_CH1	P3.0: Port 3 bit 0 available when the internal oscillator is used as the system clock.  INT0: External interrupt 0 input.  OSCIN: If the ECLK mode is enabled, Xin is the external clock input pin.  ADC_CH1: ADC input channel 1.
-	21	21	EPAD	EPAD: Exposed PAD (Floating).

Note:

1. All I/O pins can be configured as a interrupt pin. This feature is not listed in multi-function description.
2. UART0\_TXD and UART0\_RXD pins are software exchangeable by UART0PX (AUXR1.2).
3. [I2C] alternate function remapping option. I<sup>2</sup>C pins is software switched by I2CPX (I2CON.0).
4. [STADC] alternate function remapping option. STADC pin is software switched by STADCPX(ADCCON1.6).
5. PIOx register decides which pins are PWM or GPIO.

## 5 BLOCK DIAGRAM

### 5.1 MS51 16K Series Block Diagram

Figure 5.1-1 Functional Block Diagram shows the MS51 functional block diagram and gives the outline of the device. User can find all the peripheral functions of the device in the diagram.




Figure 5.1-1 Functional Block Diagram

## 6 FUNCTION DESCRIPTION

### 6.1 Memory Organization

A standard 80C51 based microcontroller divides the memory into two different sections, Program Memory and Data Memory. The Program Memory is used to store the instruction codes, whereas the Data Memory is used to store data or variations during the program execution.

The Data Memory occupies a separate address space from Program Memory. In MS51, there are 256 Bytes of internal scratch-pad RAM. For many applications those need more internal RAM, the MS51 provides another on-chip 1K Bytes of RAM, which is called XRAM, accessed by MOVX instruction.

The whole embedded flash, functioning as Program Memory, is divided into three blocks: Application ROM (APROM) normally for User Code, Loader ROM (LDROM) normally for Boot Code, and CONFIG bytes for hardware initialization. Actually, APROM and LDROM function in the same way but have different size. Each block is accumulated page by page and the page size is 128 Bytes. The flash control unit supports Erase, Program, and Read modes. The external writer tools though specific I/O pins, In-Application-Programming (IAP), or In-System-Programming (ISP) can both perform these modes.

## 6.2 System Manager

### 6.2.1 Clock System

The MS51 has a wide variety of clock sources and selection features that allow it to be used in a wide range of applications while maximizing performance and minimizing power consumption. The MS51 provides three options of the system clock sources including internal oscillator, or external clock from X<sub>IN</sub> pin via software. The MS51 is embedded with two internal oscillators: one 10 kHz low-speed and one 16 MHz high-speed, which is factory trimmed to  $\pm 2\%$  under all conditions. A clock divider CKDIV is also available on MS51 for adjustment of the flexibility between power consumption and operating performance.




Figure 6.2-1 Clock System Block Diagram

## 6.3 Flash Memory Control

### 6.3.1 In-Application-Programming (IAP)

Unlike RAM's real-time operation, to update flash data often takes long time. Furthermore, it is a quite complex timing procedure to erase, program, or read flash data. The MS51 carried out the flash operation with convenient mechanism to help user re-programming the flash content by In-Application-Programming (IAP). IAP is an in-circuit electrical erasure and programming method through software.

After IAP enabling by setting IAPEN (CHPCON.0 with TA protected) and setting the enable bit in IAPUEN that allows the target block to be updated, user can easily fill the 16-bit target address in IAPAH and IAPAL, data in IAPFD, and command in IAPCN. Then the IAP is ready to begin by setting a triggering bit IAPGO (IAPTRG.0). Note that IAPTRG is also TA protected. At this moment, the CPU holds the Program Counter and the built-in IAP automation takes over to control the internal charge-pump for high voltage and the detail signal timing. The erase and program time is internally controlled disregard of the operating voltage and frequency. Nominally, a page-erase time is 5 ms and a byte-program time is 23.5  $\mu$ s. After IAP action completed, the Program Counter continues to run the following instructions. The IAPGO bit will be automatically cleared. An IAP failure flag, IAPFF (CHPCON.6), can be checked whether the previous IAP operation was successful or not. Through this progress, user can easily erase, program, and verify the Flash Memory by just taking care of pure software.

## 6.4 General Purpose IO (GPIO)

### 6.4.1 GPIO Mode

The MS51 has a maximum of 43 general purpose I/O pins which 40 bit-addressable general I/O pins grouped as 5 ports, P0 to P4, and 7 general I/O pins grouped as P5. Each port has its port control register (Px register). The writing and reading of a port control register have different meanings. A write to port control register sets the port output latch logic value, whereas a read gets the port pin logic state. These four modes are quasi-bidirectional (standard 8051 port structure), push-pull, input-only, and open-drain modes. Each port spends two special function registers PxM1 and PxM2 to select the I/O mode of port Px. The list below illustrates how to select the I/O mode of Px.n. Note that the default configuration of is input-only (high-impedance) after any reset.

PnM1.X <sup>[1]</sup>	PnM2.X <sup>[1]</sup>	I/O Type
0	0	Quasi-bidirectional
0	1	Push-pull
1	0	Input-only (high-impedance)
1	1	Open-drain

**NOTE1:** N = 0~5, x = 0~7

Table 6.4-1 Configuration for Different I/O Modes

## 6.5 Timer

### 6.5.1 Timer/Counter 0 And 1

Timer/Counter 0 and 1 on MS51 are two 16-bit Timers/Counters. Each of them has two 8-bit registers those form the 16-bit counting register. For Timer/Counter 0 they are TH0, the upper 8-bit register, and TL0, the lower 8-bit register. Similarly Timer/Counter 1 has two 8-bit registers, TH1 and TL1. TCON and TMOD can configure modes of Timer/Counter 0 and 1.

The Timer or Counter function is selected by the C/T bit in TMOD. Each Timer/Counter has its own selection bit. TMOD.2 selects the function for Timer/Counter 0 and TMOD.6 selects the function for Timer/Counter 1

When configured as a “Timer”, the timer counts the system clock cycles. The timer clock is 1/12 of the system clock ( $F_{sys}$ ) for standard 8051 capability or direct the system clock for enhancement, which is selected by T0M (CKCON.3) bit for Timer 0 and T1M (CKCON.4) bit for Timer 1. In the “Counter” mode, the countering register increases on the falling edge of the external input pin T0. If the sampled value is high in one clock cycle and low in the next, a valid 1-to-0 transition is recognized on T0 or T1 pin.

The Timers 0 and 1 can be configured to automatically to toggle output whenever a timer overflow occurs. The same device pins that are used for the T0 and T1 count inputs are also used for the timer toggle outputs. This function is enabled by control bits T0OE and T1OE in the CKCON register, and apply to Timer 0 and Timer 1 respectively. The port outputs will be logic 1 prior to the first timer overflow when this mode is turned on. In order for this mode to function, the C/T bit should be cleared selecting the system clock as the clock source for the timer.

Note that the TH0 (TH1) and TL0 (TL1) are accessed separately. It is strongly recommended that in mode 0 or 1, user should stop Timer temporally by clearing TR0 (TR1) bit before reading from or writing to TH0 (TH1) and TL0 (TL1). The free-running reading or writing may cause unpredictable result.

### 6.5.2 Timer2 And Input Capture

Timer 2 is a 16-bit up counter cascaded with TH2, the upper 8 bits register, and TL2, the lower 8 bit register. Equipped with RCMP2H and RCMP2L, Timer 2 can operate under compare mode and auto-reload mode selected by CM/RL2 (T2CON.0). An 3-channel input capture module makes Timer 2 detect and measure the width or period of input pulses. The results of 3 input captures are stores in C0H and C0L, C1H and C1L, C2H and C2L individually. The clock source of Timer 2 is from the system clock pre-scaled by a clock divider with 8 different scales for wide field application. The clock is enabled when TR2 (T2CON.2) is 1, and disabled when TR2 is 0. The following registers are related to Timer 2 function.

### 6.5.3 Timer3

Timer 3 is implemented simply as a 16-bit auto-reload, up-counting timer. The user can select the pre-scale with T3PS[2:0] (T3CON[2:0]) and fill the reload value into RH3 and RL3 registers to determine its overflow rate. User then can set TR3 (T3CON.3) to start counting. When the counter rolls over FFFFH, TF3 (T3CON.4) is set as 1 and a reload is generated and causes the contents of the RH3 and RL3 registers to be reloaded into the internal 16-bit counter. If ET3 (EIE1.1) is set as 1, Timer 3 interrupt service routine will be served. TF3 is auto-cleared by hardware after entering its interrupt service routine.

## 6.6 Watchdog Timer (WDT)

### 6.6.1 Overview

The MS51 provides one Watchdog Timer (WDT). It can be configured as a time-out reset timer to reset whole device. Once the device runs in an abnormal status or hangs up by outward interference, a WDT reset recover the system. It provides a system monitor, which improves the reliability of the system. Therefore, WDT is especially useful for system that is susceptible to noise, power glitches, or electrostatic discharge. The WDT also can be configured as a general purpose timer, of which the periodic interrupt serves as an event timer or a durational system supervisor in a monitoring system, which is able to operate during Idle or Power-down mode. WDTEN[3:0] (CONFIG4[7:4]) initialize the WDT to operate as a time-out reset timer or a general purpose timer.

## 6.7 Self Wake-Up Timer (WKT)

### 6.7.1 Overview

The MS51 has a dedicated Self Wake-up Timer (WKT), which serves for a periodic wake-up timer in low power mode or for general purpose timer. WKT remains counting in Idle or Power-down mode. When WKT is being used as a wake-up timer, a start of WKT can occur just prior to entering a power management mode. WKT has one clock source, internal 10 kHz. Note that the system clock frequency must be twice over WKT clock. If WKT starts counting, the selected clock source will remain active once the device enters Idle or Power-down mode. Note that the selected clock source of WKT will not automatically enabled along with WKT configuration. User should manually enable the selected clock source and waiting for stability to ensure a proper operation.

The WKT is implemented simply as a 8-bit auto-reload, up-counting timer with pre-scale 1/1 to 1/2048 selected by WKPS[2:0] (WKCON[2:0]). User fills the reload value into RWK register to determine its overflow rate. The WKTR (WKCON.3) can be set to start counting. When the counter rolls over FFH, WKTF (WKCON.4) is set as 1 and a reload is generated and causes the contents of the RWK register to be reloaded into the internal 8-bit counter. If EWKT (EIE1.2) is set as 1, WKT interrupt service routine will be served.

## 6.8 Serial Port (UART0 & UART1)

### 6.8.1 Overview

The MS51 includes two enhanced full duplex serial ports enhanced with automatic address recognition and framing error detection. As control bits of these two serial ports are implemented the same. Generally speaking, in the following contents, there will not be any reference to serial port 1, but only to serial port 0.

Each serial port supports one synchronous communication mode, Mode 0, and three modes of full duplex UART (Universal Asynchronous Receiver and Transmitter), Mode 1, 2, and 3. This means it can transmit and receive simultaneously. The serial port is also receiving-buffered, meaning it can commence reception of a second byte before a previously received byte has been read from the register. The receiving and transmitting registers are both accessed at SBUF. Writing to SBUF loads the transmitting register, and reading SBUF accesses a physically separate receiving register. There are four operation modes in serial port. In all four modes, transmission initiates by any instruction that uses SBUF as a destination register.

## 6.9 Serial Peripheral Interface (SPI)

### 6.9.1 Overview

The MS51 provides two Serial Peripheral Interface (SPI) block to support high-speed serial communication. SPI is a full-duplex, high-speed, synchronous communication bus between microcontrollers or other peripheral devices such as serial EEPROM, LCD driver, or D/A converter. It provides either Master or Slave mode, high-speed rate up to  $F_{SYS}/4$ , transfer complete and write collision flag. For a multi-master system, SPI supports Master Mode Fault to protect a multi-master conflict.

## 6.10 Inter-Integrated Circuit (I<sup>2</sup>C)

### 6.10.1 Overview

The MS51 provides two Inter-Integrated Circuit (I<sup>2</sup>C) bus to serve as an serial interface between the microcontrollers and the I<sup>2</sup>C devices such as EEPROM, LCD module, temperature sensor, and so on. The I<sup>2</sup>C bus used two wires design (a serial data line I2C0\_SDA and a serial clock line I2C0\_SCL) to transfer information between devices.

The I<sup>2</sup>C bus uses bi-directional data transfer between masters and slaves. There is no central master and the multi-master system is allowed by arbitration between simultaneously transmitting masters. The serial clock synchronization allows devices with different bit rates to communicate via one serial bus. The I<sup>2</sup>C bus supports four transfer modes including master transmitter, master receiver, slave receiver, and slave transmitter. The I<sup>2</sup>C interface only supports 7-bit addressing mode. A special mode General Call is also available. The I<sup>2</sup>C can meet both standard (up to 100kbps) and fast (up to 400k bps) speeds.

## 6.11 Pulse Width Modulated (PWM)

### 6.11.1 Overview

The PWM (Pulse Width Modulation) signal is a useful control solution in wide application field. It can be used on motor driving, fan control, backlight brightness tuning, LED light dimming, or simulating as a simple digital to analog converter output through a low pass filter circuit.

The MS51 PWM is especially designed for motor control by providing three pairs, maximum 16-bit resolution of PWM output with programmable period and duty. The architecture makes it easy to drive the one-phase or three-phase brushless DC motor (BLDC), or three-phase AC induction motor. Each of six PWM can be configured as one of independent mode, complementary mode, or synchronous mode. If the complementary mode is used, a programmable dead-time insertion is available to protect MOS turn-on simultaneously. The PWM waveform can be edge-aligned or center-aligned with variable interrupt points.

## 6.12 12-Bit Analog-To-Digital Converter (ADC)

### 6.12.1 Overview

The MS51 is embedded with a 12-bit SAR ADC. The ADC (analog-to-digital converter) allows conversion of an analog input signal to a 12-bit binary representation of that signal. The MS51 is selected as 8-channel inputs in single end mode. The internal band-gap voltage 0.814 V also can be the internal ADC input. The analog input, multiplexed into one sample and hold circuit, charges a sample and hold capacitor. The output of the sample and hold capacitor is the input into the converter. The converter then generates a digital result of this analog level via successive approximation and stores the result in the result registers. The ADC controller also supports DMA (direct memory access) function for ADC continuous conversion and storage result data into XRAM no need special enable PDMA module.

## 7 APPLICATION CIRCUIT

### 7.1 Power Supply Scheme




Figure 7.1-1 NuMicro® MS51 Power supply circuit

## 7.2 Peripheral Application Scheme




Figure 7.2-1 NuMicro® MS51 Peripheral interface circuit

## 8 ELECTRICAL CHARACTERISTICS

### 8.1 General Operating Conditions

( $V_{DD}-V_{SS} = 2.4 \sim 5.5V$ ,  $T_A = 25^{\circ}C$ ,  $F_{sys} = 16\text{ MHz}$  unless otherwise specified.)

Symbol	Parameter	Min	Typ	Max	Unit	Test Conditions
$T_A$	Temperature	-40	-	105	$^{\circ}C$	
$V_{DD}$	Operation voltage	2.4	-	5.5		
$AV_{DD}^{[1]}$	Analog operation voltage	$V_{DD}$			V	
$V_{BG}$	Band-gap voltage <sup>[2]</sup>	1.17	1.22	1.30		$T_A = 25^{\circ}C$
		1.14		1.33		$T_A = -40^{\circ}C \sim 105^{\circ}C$ ,
<b>Note:</b> <ul style="list-style-type: none"> <li>1. It is recommended to power <math>V_{DD}</math> and <math>AV_{DD}</math> from the same source. A maximum difference of 0.3V between <math>V_{DD}</math> and <math>AV_{DD}</math> can be tolerated during power-on and power-off operation.</li> <li>2. Based on characterization, tested in production.</li> </ul>						

Table 8.1-1 General operating conditions

## 8.2 DC Electrical Characteristics

### 8.2.1 Supply Current Characteristics

The current consumption is a combination of internal and external parameters and factors such as operating frequencies, device software configuration, I/O pin loading, I/O pin switching rate, program location in memory and so on. The current consumption is measured as described in below condition and table to inform test characterization result.

- All GPIO pins are in push pull mode and output high.
- The maximum values are obtained for  $V_{DD} = 2.4V \sim 5.5 V$  and maximum ambient temperature ( $T_A$ ), and the typical values for  $T_A = 25^\circ C$  and  $V_{DD} = 3.3 V$  unless otherwise specified.
- $V_{DD} = AV_{DD}$
- When the peripherals clock base is the system clock Fsys.
- Program run “while (1);” in Flash.

Symbol	Conditions	Fsys	Typ <sup>[3]</sup>	Max <sup>[3][4]</sup>			Unit	
			$T_A = 25^\circ C$	$T_A = -40^\circ C$	$T_A = 25^\circ C$	$T_A = 105^\circ C$		
I <sub>DD_RUN</sub>	Normal run mode, executed from Flash, all peripherals disable	24 MHz(HIRC) <sup>[1]</sup> @5.5V	3.6	4.2	4.6	4.8	mA	
		24 MHz(HIRC) <sup>[1]</sup> @3.3V	3.2					
		24 MHz(HIRC) <sup>[1]</sup> @2.4V	2.9					
		16 MHz (HIRC) <sup>[1]</sup> @5.5V	3.3	3.4	3.9	4.6		
		16 MHz (HIRC) <sup>[1]</sup> @3.3V	3.1					
		16 MHz (HIRC) <sup>[1]</sup> @2.4V	2.8					
		10 kHz (LIRC) <sup>[2]</sup>	0.30	0.32	0.46	2.33		

Notes:

1. This value base on HIRC enable, LIRC enable
2. This value base on HIRC disable, LIRC enable
3. LVR17 enabled, POR enable and BOD enable.
4. Based on characterization, not tested in production unless otherwise specified.

Table 8.2-1 Current consumption in Normal Run mode

Symbol	Conditions	Fsys	Typ <sup>[3]</sup>	Max <sup>[3][4]</sup>			Unit	
			T <sub>A</sub> = 25 °C	T <sub>A</sub> = 25 °C	T <sub>A</sub> = 85 °C	T <sub>A</sub> = 105 °C		
I <sub>DD_IDLE</sub>	Idle mode, executed from Flash, all peripherals disable	24 MHz(HIRC) <sup>[1]</sup> @5.5V	2.8	2.9	3.2	3.8	mA	
		24 MHz(HIRC) <sup>[1]</sup> @3.3V	2.4					
		24 MHz(HIRC) <sup>[1]</sup> @2.4V	2.2					
		16 MHz (HIRC) <sup>[1]</sup> @5.5V	2.2	2.5	2.6	3.2		
		16 MHz (HIRC) <sup>[1]</sup> @3.3V	1.9					
		16 MHz (HIRC) <sup>[1]</sup> @2.4V	1.8					
		10 kHz (LIRC) <sup>[2]</sup>	0.3	0.46	0.9	2.3		

Notes:

1. This value base on HIRC enable, LIRC enable
2. This value base on HIRC disable, LIRC enable
3. LVR17 enabled, POR enable and BOD enable.
4. Based on characterization, not tested in production unless otherwise specified.

Table 8.2-2 Current consumption in Idle mode

Symbol	Test Conditions	Typ <sup>[1]</sup>	Max <sup>[2]</sup>			Unit
		T <sub>A</sub> = 25 °C	T <sub>A</sub> = -40 °C	T <sub>A</sub> = 25 °C	T <sub>A</sub> = 105 °C	
I <sub>DD_PD</sub>	Power down mode, all peripherals disable@5.5V	6.5	6.2	9	55	μA
	Power down mode, all peripherals disable@3.3V	6				
	Power down mode, all peripherals disable@2.4V	5.8				
	Power down mode, LVR enable all other peripherals disable	7.5	6.7	10 <sup>[3]</sup>	57	
	Power down mode, LVR enable BOD enable all other peripherals disable	180	165	197	292	

Notes:

1. AV<sub>DD</sub> = V<sub>DD</sub> = 3.3V unless otherwise specified, LVR17 disabled, POR disabled and BOD disabled.
2. Based on characterization, not tested in production unless otherwise specified.
3. Based on characterization, tested in production.

Table 8.2-3 Chip Current Consumption in Power down mode

### 8.2.2 Wakeup Time from Low-Power Modes

Symbol	Parameter		Typ	Max	Unit
$t_{WU\_IDLE}^{[1]}$	Wakeup from IDLE mode		5	6	cycles
$t_{WU\_NPD}^{[2][3]}$	Wakeup from Power down mode	Fsys = HIRC @ 16MHz	-	30	μs
		Fsys = HIRC @ 24MHz		30	μs

Notes:

1. Measured on a wakeup phase with a 16 MHz HIRC oscillator.
2. Based on test during characterization, not tested in production.
3. The wakeup times are measured from the wakeup event to the point in which the application code reads the first.

Table 8.2-4 Low-power mode wakeup timings

### 8.2.3 I/O DC Characteristics

#### 8.2.3.1 PIN Input Characteristics

Symbol	Parameter	Min	Typ	Max	Unit	Test Conditions
$V_{IL}$	Input low voltage	0	-	$0.3*V_{DD}$	V	
$V_{IL1}$	Input low voltage (I/O with TTL input)	$V_{SS}-0.3$	-	$0.2V_{DD}-0.1$	V	
$V_{IH}$	Input high voltage	$0.2V_{DD}+0.9$	-	$V_{DD}+0.3$	V	
$V_{IH1}$	Input high voltage (I/O with Schmitt trigger input and Xin)	$0.7*V_{DD}$	-	$V_{DD}$	V	
$V_{HY}^{[*1]}$	Hysteresis voltage of schmitt input	-	$0.2*V_{DD}$	-	V	
$I_{LK}^{[*2]}$	Input leakage current	-1		1	μA	$V_{SS} < V_{IN} < V_{DD}$ , Open-drain or input only mode
		-1		1		$V_{DD} < V_{IN} < 5.5$ V, Open-drain or input only mode

Notes:

1. Guaranteed by characterization result, not tested in production.
2. Leakage could be higher than the maximum value, if abnormal injection happens.
3. To sustain a voltage higher than  $V_{DD} + 0.3$  V, the internal pull-up resistors must be disabled. Leakage could be higher than the maximum value, if positive current is injected on adjacent pins

Table 8.2-5 I/O input characteristics

## 8.2.3.2 I/O Output Characteristics

Symbol	Parameter	Min	Typ	Max	Unit	Test Conditions
$I_{SR}^{[1][2]}$	Source current for quasi-bidirectional mode and high level	-7.4	-	-7.5	$\mu A$	$V_{DD} = 5.5 V$ $V_{IN} = (V_{DD}-0.4) V$
		-7.3	-	-7.5	$\mu A$	$V_{DD} = 3.3 V$ $V_{IN} = (V_{DD}-0.4) V$
		-7.3	-	-7.5	$\mu A$	$V_{DD} = 2.4 V$ $V_{IN} = (V_{DD}-0.4) V$
		-57.2	-	-58.3	$\mu A$	$V_{DD} = 5.5 V$ $V_{IN} = 2.4 V$
	Source current for push-pull mode and high level	-9	-	-9.6	$mA$	$V_{DD} = 5.5 V$ $V_{IN} = (V_{DD}-0.4) V$
		-6	-	-6.6	$mA$	$V_{DD} = 3.3 V$ $V_{IN} = (V_{DD}-0.4) V$
		-4.2	-	-4.9	$mA$	$V_{DD} = 2.7 V$ $V_{IN} = (V_{DD}-0.4) V$
		-18	-	-20	$mA$	$V_{DD} = 5.5 V$ $V_{IN} = 2.4 V$
$I_{SK}^{[1][2]}$	Sink current for push-pull mode and low level	18	-	20	$mA$	$V_{DD} = 5.5 V$ $V_{IN} = 0.4 V$
		16	-	18	$mA$	$V_{DD} = 3.3 V$ $V_{IN} = 0.4 V$
		9.7	-	11	$mA$	$V_{DD} = 2.4 V$ $V_{IN} = 0.4 V$
$C_{IO}^{[1]}$	I/O pin capacitance	-	5	-	$pF$	

Notes:

- Guaranteed by characterization result, not tested in production.
- The  $I_{SR}$  and  $I_{SK}$  must always respect the absolute maximum current and the sum of I/O, CPU and peripheral must not exceed  $\Sigma I_{DD}$  and  $\Sigma I_{SS}$ .

Table 8.2-6 I/O output characteristics

8.2.3.3 *nRESET Input Characteristics*

Symbol	Parameter	Min	Typ	Max	Unit	Test Conditions		
$V_{ILR}$	Negative going threshold, nRESET	-	-	$0.3*V_{DD}$	V			
$V_{IHR}$	Positive going threshold, nRESET	$0.7*V_{DD}$	-	-	V			
$R_{RST}^{[1]}$	Internal nRESET pull up resistor	45	-	60	KΩ	$V_{DD} = 5.5$ V		
		45	-	65		$V_{DD} = 2.4$ V		
$t_{FR}^{[1]}$	nRESET input response time	-	1.5	-	μs	Normal run and Idle mode		
		10	-	25		Power down mode		
Notes:								
<ol style="list-style-type: none"> <li>Guaranteed by characterization result, not tested in production.</li> <li>It is recommended to add a 10 kΩ and 10uF capacitor at nRESET pin to keep reset signal stable.</li> </ol>								

Table 8.2-7 nRESET Input Characteristics

### 8.3 AC Electrical Characteristics

#### 8.3.1 Internal High Speed RC Oscillator (HIRC)

##### 8.3.1.1 16MHz RC Oscillator (HIRC)

Symbol.	Parameter	Min	Typ	Max	Unit	Test Conditions
V <sub>DD</sub>	Operating voltage	2.4	-	5.5	V	
F <sub>HRC</sub>	Oscillator frequency	-	16 <sup>[1]</sup>	-	MHz	T <sub>A</sub> = 25 °C, V <sub>DD</sub> = 3.3
	Frequency drift over temperature and voltage	-1 <sup>[3]</sup>	-	1 <sup>[3]</sup>	%	T <sub>A</sub> = 25 °C, V <sub>DD</sub> = 3.3V
		-2 <sup>[4]</sup>	-	2 <sup>[4]</sup>	%	T <sub>A</sub> = -20 °C ~ +105 °C, V <sub>DD</sub> = 2.4 ~ 5.5V
		-4 <sup>[4]</sup>		4 <sup>[4]</sup>	%	T <sub>A</sub> = -40 °C ~ -20 °C, V <sub>DD</sub> = 2.4 ~ 5.5V
I <sub>HRC</sub> <sup>[2]</sup>	Operating current	-	490	550	µA	
T <sub>S</sub> <sup>[3]</sup>	Stable time	-	3	5	µs	T <sub>A</sub> = -40°C ~ +105 °C, V <sub>DD</sub> = 2.4 ~ 5.5V

Notes:

1. Default setting value for the product
2. Based on reload value.
3. Based on characterization, tested in production.
4. Guaranteed by characterization result, not tested in production.
5. Guaranteed by design.

Table 8.3-1 16 MHz Internal High Speed RC Oscillator(HIRC) characteristics

## 8.3.1.2 24MHz RC Oscillator (HIRC)

Symbol.	Parameter	Min	Typ	Max	Unit	Test Conditions
V <sub>DD</sub>	Operating voltage	2.4	-	5.5	V	
F <sub>HRC</sub>	Oscillator frequency	-	24 <sup>[1]</sup>	-	MHz	T <sub>A</sub> = 25 °C, V <sub>DD</sub> = 3.3
	Frequency drift over temperature and voltage	-1 <sup>[3]</sup>	-	1 <sup>[3]</sup>	%	T <sub>A</sub> = 25 °C, V <sub>DD</sub> = 3.3V
		-2 <sup>[4]</sup>	-	2 <sup>[4]</sup>	%	T <sub>A</sub> = -20°C ~ +85 °C, V <sub>DD</sub> = 2.4 ~ 5.5V
		-4 <sup>[4]</sup>		4 <sup>[4]</sup>	%	T <sub>A</sub> = -40°C ~ +105 °C, V <sub>DD</sub> = 2.4 ~ 5.5V
I <sub>HRC</sub> <sup>[2]</sup>	Operating current	-	490	550	µA	
T <sub>S</sub> <sup>[3]</sup>	Stable time	-	3	5	µs	T <sub>A</sub> = -40°C ~ +105 °C, V <sub>DD</sub> = 2.4 ~ 5.5V

Notes:


1. Default setting value for the product
2. Based on reload value.
3. Based on characterization, tested in production.
4. Guaranteed by characterization result, not tested in production.
5. Guaranteed by design.

Table 8.3-2 24MHz Internal High Speed RC Oscillator(HIRC) characteristics

### 8.3.2 External 4~24 MHz High Speed Clock Input Signal Characteristics

For clock input mode OSCIN is a standard input pin to receive external clock. The external clock signal has to respect the below Table. The characteristics result from tests performed using a waveform generator.

Symbol	Parameter	Min [ <sup>1)</sup>	Typ	Max [ <sup>1)</sup>	Unit	Test Conditions
$F_{HXT\_EXT}$	External user clock source frequency	4	-	24	MHz	
$t_{CHCX}$	Clock high time	8	-	-	ns	
$t_{CLCX}$	Clock low time	8	-	-	ns	
$t_{CLCH}$	Clock rise time	-	-	10	ns	Low (10%) to high level (90%) rise time
$t_{CHCL}$	Clock fall time	-	-	10	ns	High (90%) to low level (10%) fall time
$D_{UE\_HXT}$	Duty cycle	40	-	60	%	
$V_{IH}$	Input high voltage	$0.7*V_{DD}$	-	$V_{DD}$	V	
$V_{IL}$	Input low voltage	$V_{SS}$	-	$0.3*V_{DD}$	V	



Notes:

- Guaranteed by characterization, not tested in production.

Table 8.3-3 External 4~24 MHz High Speed Clock Input Signal

### 8.3.3 10 kHz Internal Low Speed RC Oscillator (LIRC)

Symbol	Parameter	Min	Typ	Max	Unit	Test Conditions
$V_{DD}$	Operating voltage	2.4	-	5.5	V	
$F_{LIRC}$	Oscillator frequency	-	10	-	kHz	
	Frequency drift over temperature and voltage	$-10^{[1]}$	-	$10^{[1]}$	%	$T_A = 25^\circ C$ , $V_{DD} = 5V$
$I_{LIRC}^{[3]}$	Operating current	-	0.85	1	$\mu A$	$V_{DD} = 3.3V$
$T_S$	Stable time	-	500	-	$\mu s$	$T_A = -40 \sim 105^\circ C$

Notes:

- 1. Guaranteed by characterization, tested in production.
- 2. Guaranteed by characterization, not tested in production.
- 3. Guaranteed by design.

Table 8.3-4 10 kHz Internal Low Speed RC Oscillator(LIRC) characteristics

## 8.3.4 I/O AC Characteristics

Symbol	Parameter	Typ.	Max <sup>[*1]</sup>	Unit	Test Conditions <sup>[*2]</sup>
$t_{f(I/O)out}$	Normal mode <sup>[4]</sup> output high (90%) to low level (10%) falling time	4.6	5.1	ns	$C_L = 30 \text{ pF}, V_{DD} \geq 5.5 \text{ V}$
		2.9	3.3		$C_L = 10 \text{ pF}, V_{DD} \geq 5.5 \text{ V}$
		6.6	8		$C_L = 30 \text{ pF}, V_{DD} \geq 3.3 \text{ V}$
		4.3	5		$C_L = 10 \text{ pF}, V_{DD} \geq 3.3 \text{ V}$
		8.5	12.5		$C_L = 30 \text{ pF}, V_{DD} \geq 2.4 \text{ V}$
		8.0	10.7		$C_L = 10 \text{ pF}, V_{DD} \geq 2.4 \text{ V}$
$t_{f(I/O)out}$	High slew rate mode <sup>[5]</sup> output high (90%) to low level (10%) falling time	4.0	4.3	ns	$C_L = 30 \text{ pF}, V_{DD} \geq 5.5 \text{ V}$
		2.1	2.5		$C_L = 10 \text{ pF}, V_{DD} \geq 5.5 \text{ V}$
		4.9	5.8		$C_L = 30 \text{ pF}, V_{DD} \geq 3.3 \text{ V}$
		3.0	3.7		$C_L = 10 \text{ pF}, V_{DD} \geq 3.3 \text{ V}$
		9.5	13.8		$C_L = 30 \text{ pF}, V_{DD} \geq 2.4 \text{ V}$
		5.4	7.4		$C_L = 10 \text{ pF}, V_{DD} \geq 2.4 \text{ V}$
$t_{r(I/O)out}$	Normal mode <sup>[4]</sup> output low (10%) to high level (90%) rising time	5.6	6.1	ns	$C_L = 30 \text{ pF}, V_{DD} \geq 5.5 \text{ V}$
		3.4	3.7		$C_L = 10 \text{ pF}, V_{DD} \geq 5.5 \text{ V}$
		8.1	9.4		$C_L = 30 \text{ pF}, V_{DD} \geq 3.3 \text{ V}$
		5.1	5.8		$C_L = 10 \text{ pF}, V_{DD} \geq 3.3 \text{ V}$
		15.1	20.3		$C_L = 30 \text{ pF}, V_{DD} \geq 2.4 \text{ V}$
		9.6	12.4		$C_L = 10 \text{ pF}, V_{DD} \geq 2.4 \text{ V}$
$t_{r(I/O)out}$	High slew rate mode <sup>[5]</sup> output low (10%) to high level (90%) rising time	4.8	5.2	ns	$C_L = 30 \text{ pF}, V_{DD} \geq 5.5 \text{ V}$
		2.1	2.5		$C_L = 10 \text{ pF}, V_{DD} \geq 5.5 \text{ V}$
		6.4	7.4		$C_L = 30 \text{ pF}, V_{DD} \geq 3.3 \text{ V}$
		3.0	3.7		$C_L = 10 \text{ pF}, V_{DD} \geq 3.3 \text{ V}$
		12.7	16.9		$C_L = 30 \text{ pF}, V_{DD} \geq 2.4 \text{ V}$
		5.4	7.4		$C_L = 10 \text{ pF}, V_{DD} \geq 2.4 \text{ V}$
$f_{max(I/O)out}$ <sup>[*3]</sup>	I/O maximum frequency	24	24	MHz	$C_L = 30 \text{ pF}, V_{DD} \geq 2.4 \text{ V}$
					$C_L = 10 \text{ pF}, V_{DD} \geq 2.4 \text{ V}$

Notes:

1. Guaranteed by characterization result, not tested in production.
2.  $C_L$  is a external capacitive load to simulate PCB and device loading.
3. The maximum frequency is defined by  $f_{max} = \frac{2}{3 \times (t_f + t_r)}$ .
4. PxSR.n bit value = 0, Normal output slew rate
5. PxSR.n bit value = 1, high speed output slew rate

Table 8.3-5 I/O AC characteristics

## 8.4 Analog Characteristics

### 8.4.1 Reset and Power Control Block Characteristics


The parameters in below table are derived from tests performed under ambient temperature.

Symbol	Parameter	Min	Typ	Max	Unit	Test Conditions
$I_{POR}^{[1]}$	POR operating current	10		20	$\mu A$	$V_{DD} = 5.5V$
$I_{LVR}^{[1]}$	LVR operating current	0.5	-	1		$V_{DD} = 5.5V$
$I_{BOD}^{[1]}$	BOD operating current	-	0.5	2.9		$V_{DD} = 5.5V$
$V_{POR}$	POR reset voltage	1	1.15	1.3	V	-
$V_{LVR}$	LVR reset voltage	1.7	2.0	2.4		-
$V_{BOD}$	BOD brown-out detect voltage	4.25	4.4	4.55		$BOV[1:0] = [0,0]$
		3.55	3.7	3.85		$BOV[1:0] = [0,1]$
		2.60	2.7	2.80		$BOV[1:0] = [1,0]$
		2.10	2.2	2.35		$BOV[1:0] = [1,1]$
$T_{LVR\_SU}^{[1]}$	LVR startup time	60	-	80	$\mu s$	-
$T_{LVR\_RE}^{[1]}$	LVR respond time	0.4	-	4		$F_{sys} = HIRC@16MHz$
		180	-	350		$F_{sys} = LIRC$
$T_{BOD\_SU}^{[1]}$	BOD startup time	180	-	320		$F_{sys} = HIRC@16MHz$
$T_{BOD\_RE}^{[1]}$	BOD respond time	2.5	-	5		$F_{sys} = HIRC@16MHz$

Notes:

1. Guaranteed by characterization, not tested in production.
2. Design for specified application.

Table 8.4-1 Reset and power control unit



BODFLT (BODCON1.1)	BOD Operation Mode	System Clock Source	Minimum Brown-out Detect Pulse Width
0	Normal mode (LPBOD[1:0] = [0,0])	Any clock source	Typ. 1µs
	Low power mode 1 (LPBOD[1:0] = [0,1])	Any clock source	16 (1/F <sub>LIRC</sub> )
	Low power mode 2 (LPBOD[1:0] = [1,0])	Any clock source	64 (1/F <sub>LIRC</sub> )
	Low power mode 3 (LPBOD[1:0] = [1,1])	Any clock source	256 (1/ F <sub>LIRC</sub> )
1	Normal mode (LPBOD[1:0] = [0,0])	HIRC/ECLK	Normal operation: 32 (1/F <sub>SYS</sub> ) Idle mode: 32 (1/F <sub>SYS</sub> ) Power-down mode: 2 (1/F <sub>LIRC</sub> )
		LIRC	2 (1/F <sub>LIRC</sub> )
	Low power mode 1 (LPBOD[1:0] = [0,1])	Any clock source	18 (1/F <sub>LIRC</sub> )
	Low power mode 2 (LPBOD[1:0] = [1,0])	Any clock source	66 (1/F <sub>LIRC</sub> )
	Low power mode 3 (LPBOD[1:0] = [1,1])	Any clock source	258 (1/ F <sub>LIRC</sub> )

Table 8.4-2 Minimum Brown-out Detect Pulse Width

## 8.4.2 12-bit SAR ADC

Symbol	Parameter	Min	Typ	Max	Unit	Test Conditions
T <sub>A</sub>	Temperature	-40	-	105	°C	
AV <sub>DD</sub>	Analog operating voltage	2.7	-	5.5	V	AV <sub>DD</sub> = V <sub>DD</sub>
V <sub>REF</sub>	Reference voltage	2.7	-	AV <sub>DD</sub>	V	V <sub>REF</sub> = AV <sub>DD</sub>
V <sub>IN</sub>	ADC channel input voltage	0	-	V <sub>REF</sub>	V	
I <sub>ADC</sub> <sup>[1]</sup>	Operating current (AV <sub>DD</sub> + V <sub>REF</sub> current)	-	-	418	μA	AV <sub>DD</sub> = V <sub>DD</sub> = V <sub>REF</sub> = 5.5 V F <sub>ADC</sub> = 500 kHz T <sub>CONV</sub> = 17 * T <sub>ADC</sub>
N <sub>R</sub>	Resolution			12	Bit	
F <sub>ADCEC</sub> <sup>[1]</sup>	Encoding Rate			500	kHz	This value is fixed by ADC module
T <sub>ADCEC</sub>	Encoding Time			2	μs	This value is fixed by ADC module
F <sub>ADCSMP</sub> <sup>[1]</sup>	ADC Sampling Clock frequency	F <sub>SYS</sub> /8		F <sub>SYS</sub>	kHz	base on ADCDIV (ADCCON1[5:4])
T <sub>SMP</sub>	Sampling Time <sup>[2]z</sup>	0.375	-	17	μs	F <sub>SYS</sub> = 16MHz;
		0.417	-	11.3	μs	F <sub>SYS</sub> = 24MHz; ADCAQT = 1 by software <sup>[3]</sup>
F <sub>ADCCOV</sub>	Conversion Rate F <sub>ADCCOV</sub> = 1/T <sub>ADCCOV</sub>	52.6		421	kHz	F <sub>SYS</sub> = 16MHz;
		75.2		413	kHz	F <sub>SYS</sub> = 24MHz;
T <sub>ADCCOV</sub> <sup>[2]</sup>	Conversion Time T <sub>ADC</sub> = T <sub>SMP</sub> + T <sub>ADCEC</sub>	2.375		19	μs	F <sub>SYS</sub> = 16MHz;
		2.417		13.3	μs	F <sub>SYS</sub> = 24MHz;
T <sub>EN</sub>	Enable to ready time	20	-	-	μs	
INL <sup>[1]</sup>	Integral Non-Linearity Error	-3	-	+3	LSB	V <sub>REF</sub> = AV <sub>DD</sub> = V <sub>DD</sub>
DNL <sup>[1]</sup>	Differential Non-Linearity Error	-2	-	+4	LSB	V <sub>REF</sub> = AV <sub>DD</sub> = V <sub>DD</sub>
E <sub>G</sub> <sup>[1]</sup>	Gain error	-3.5	-	+0.4	LSB	V <sub>REF</sub> = AV <sub>DD</sub> = V <sub>DD</sub>
E <sub>O</sub> <sup>[1]</sup> <sub>T</sub>	Offset error	-2	-	+2.8	LSB	V <sub>REF</sub> = AV <sub>DD</sub> = V <sub>DD</sub>
E <sub>A</sub> <sup>[1]</sup>	Absolute Error	-7		+7	LSB	V <sub>REF</sub> = AV <sub>DD</sub> = V <sub>DD</sub>
R <sub>S</sub>	Input Channel Equivalent Resistance		0.5	2.5	kΩ	
C <sub>IN</sub>	Input Equivalent Capacitance		2.5		pF	

1. Guaranteed by characterization result, not tested in production.

2. ADC Conversion time T<sub>ADCCOV</sub> = ADC Sampling Time (T<sub>SMP</sub>) + ADC Encoding Time (T<sub>ADCEC</sub>).


3. ADC Sampling Time T<sub>SMP</sub> =  $\frac{4 * ADCAQT + 6}{F_{ADCSMP}}$  (F<sub>ADC</sub> base on ADCDIV (ADCCON1[5:4]))

If HIRC = 16MHz, ADC Sampling Time Minimum condition  $\frac{6}{16\text{MHz}}$  (ADCAQT = 0, ADCDIV = 0), ADC Sampling Time

Maximum condition  $\frac{4 * 7 + 6}{16\text{MHz} / 8}$  (ADCAQT = 7, ADCDIV = 8)

If HIRC = 24MHz, ADC Sampling Time Minimum condition  $\frac{4 * 1 + 6}{24\text{MHz}}$  (ADCAQT = 1, ADCDIV = 0), Since the minimum sampling time must over 370ns that means when FADCAQT = 24MHz, ADCAQT must be set as 1 by software at least.

Table 8.4-3 ADC characteristics



**Note:** The INL is the peak difference between the transition point of the steps of the calibrated transfer curve and the ideal transfer curve. A calibrated transfer curve means it has calibrated the offset and gain error from the actual transfer curve.

## 8.5 Communications Characteristics

### 8.5.1 SPI Dynamic Characteristics

Symbol	Parameter	Specificaitons <sup>[*1]</sup>				Test Conditions
		Min	Typ	Max	Unit	
$F_{SPICLK}$ 1/ $T_{SPICLK}$	SPI clock frequency	-	-	$F_{SYS}/2$	MHz	2.4 V ≤ $V_{DD}$ ≤ 5.5 V, $C_L = 30 \text{ pF}$
$t_{CLKH}$	Clock output High time	$T_{SPICLK} / 2$			ns	
$t_{CLKL}$	Clock output Low time	$T_{SPICLK} / 2$			ns	
$t_{DS}$	Data input setup time	2	-	-	ns	
$t_{DH}$	Data input hold time	$1/F_{SYS}$	-	-	ns	
$t_V$	Data output valid time	-	-	5	ns	Master mode 2.4 V ≤ $V_{DD}$ ≤ 5.5 V, $C_L = 30 \text{ pF}$
				$1/F_{SYS}$	ns	Slave mode 2.4 V ≤ $V_{DD}$ ≤ 5.5 V, $C_L = 30 \text{ pF}$

**Note:**

- 1. Guaranteed by design.

Table 8.5-1 SPI Master Mode Characteristics





Figure 8.5-1 SPI Master Mode Timing Diagram

### 8.5.2 I<sup>2</sup>C Dynamic Characteristics

Symbol	Parameter	Standard Mode <sup>[1][2]</sup>		Fast Mode <sup>[1][2]</sup>		Unit
		Min	Max	Min	Max	
t <sub>LOW</sub>	SCL low period	4.7	-	1.3	-	μs
t <sub>HIGH</sub>	SCL high period	4	-	0.6	-	μs
t <sub>SU; STA</sub>	Repeated START condition setup time	4.7	-	0.6	-	μs
t <sub>HD; STA</sub>	START condition hold time	4	-	0.6	-	μs
t <sub>SU; STO</sub>	STOP condition setup time	4	-	0.6	-	μs
t <sub>BUF</sub>	Bus free time	4.7 <sup>[3]</sup>	-	1.2 <sup>[3]</sup>	-	μs
t <sub>SU; DAT</sub>	Data setup time	250	-	100	-	ns
t <sub>HD; DAT</sub>	Data hold time	0 <sup>[4]</sup>	8F <sub>SYS</sub> <sup>[5]</sup>	0 <sup>[4]</sup>	8F <sub>SYS</sub> <sup>[5]</sup>	μs
t <sub>r</sub>	SCL/SDA rise time	-	1000	20+0.1C <sub>b</sub>	300	ns
t <sub>f</sub>	SCL/SDA fall time	-	300	-	300	ns
C <sub>b</sub>	Capacitive load for each bus line	-	400	-	400	pF

**Note:**

- Guaranteed by characteristic, not tested in production
- HCLK must be higher than 4 MHz to achieve the maximum standard mode I<sup>2</sup>C frequency. It must be higher than 16 MHz to achieve the maximum fast mode I<sup>2</sup>C frequency.
- I<sup>2</sup>C controller must be retriggered immediately at slave mode after receiving STOP condition.
- The device must internally provide a hold time of at least 300 ns for the SDA signal in order to bridge the undefined region of the falling edge of SCL.
- The maximum hold time of the Start condition has only to be met if the interface does not stretch the low period of SCL signal.

Table 8.5-2 I<sup>2</sup>C CharacteristicsFigure 8.5-2 I<sup>2</sup>C Timing Diagram

## 8.6 Flash DC Electrical Characteristics

The devices are shipped to customers with the Flash memory erased.

Symbol	Parameter	Min	Typ	Max	Unit	Test Condition	
$V_{FLA}^{[1]}$	Supply voltage	1.62	1.8	1.98	V	$T_A = 25^\circ C$	
$T_{ERASE}$	Page erase time	-	5	-	ms		
$T_{PROG}$	Program time	-	10	-	$\mu s$		
$I_{DD1}$	Read current	-	4	-	mA		
$I_{DD2}$	Program current	-	4	-	mA		
$I_{DD3}$	Erase current	-	12	-	mA		
$N_{ENDUR}$	Endurance	100,000	-		cycles <sup>[2]</sup>	$T_J = -40^\circ C \sim 125^\circ C$	
$T_{RET}$	Data retention	50	-	-	year	100 kcycle <sup>[3]</sup> $T_A = 55^\circ C$	
		25	-	-	year	100 kcycle <sup>[3]</sup> $T_A = 85^\circ C$	
		10	-	-	year	100 kcycle <sup>[3]</sup> $T_A = 105^\circ C$	
Notes:							
<ol style="list-style-type: none"> <li>1. <math>V_{FLA}</math> is source from chip internal LDO output voltage.</li> <li>2. Number of program/erase cycles.</li> <li>3. Guaranteed by design.</li> </ol>							

Table 8.6-1 Flash memory characteristics

## 8.7 Absolute Maximum Ratings

Voltage Stresses above the absolute maximum ratings may cause permanent damage to the device. The limiting values are stress ratings only and cannot be used to functional operation of the device. Exposure to the absolute maximum ratings may affect device reliability and proper operation is not guaranteed.

### 8.7.1 Voltage Characteristics

Symbol	Description	Min	Max	Unit
$V_{DD}-V_{SS}^{[1]}$	DC power supply	-0.3	6.5	V
$\Delta V_{DD}$	Variations between different power pins	-	50	mV
$ V_{DD}-AV_{DD} $	Allowed voltage difference for $V_{DD}$ and $AV_{DD}$	-	50	mV
$\Delta V_{SS}$	Variations between different ground pins	-	50	mV
$ V_{SS}-AV_{SS} $	Allowed voltage difference for $V_{SS}$ and $AV_{SS}$	-	50	mV
$V_{IN}$	Input voltage on I/O	$V_{SS}-0.3$	5.5	V

Notes:

- All main power ( $V_{DD}$ ,  $AV_{DD}$ ) and ground ( $V_{SS}$ ,  $AV_{SS}$ ) pins must be connected to the external power supply.

Table 8.7-1 Voltage characteristics

### 8.7.2 Current Characteristics

Symbol	Description	Min	Max	Unit
$\Sigma I_{DD}^{[1]}$	Maximum current into $V_{DD}$	-	200	
$\Sigma I_{SS}$	Maximum current out of $V_{SS}$	-	200	
$I_{IO}$	Maximum current sunk by a I/O Pin	-	22	mA
	Maximum current sourced by a I/O Pin	-	10	
	Maximum current sunk by total I/O Pins <sup>[2]</sup>	-	100	
	Maximum current sourced by total I/O Pins <sup>[2]</sup>	-	100	

Note:

- Maximum allowable current is a function of device maximum power dissipation.
- This current consumption must be correctly distributed over all I/Os and control pins. The total output current must not be sunk/sourced between two consecutive power supply pins.
- A positive injection is caused by  $V_{IN}>AV_{DD}$  and a negative injection is caused by  $V_{IN}<V_{SS}$ .  $I_{INJ(PIN)}$  must never be exceeded. It is recommended to connect an overvoltage protection diode between the analog input pin and the voltage supply pin.

Table 8.7-2 Current characteristics

### 8.7.3 Thermal Characteristics

The average junction temperature can be calculated by using the following equation:

$$T_J = T_A + (P_D \times \theta_{JA})$$

- $T_A$  = ambient temperature (°C)
- $\theta_{JA}$  = thermal resistance junction-ambient (°C/Watt)
- $P_D$  = sum of internal and I/O power dissipation

Symbol	Description	Min	Typ	Max	Unit
$T_A$	Operating ambient temperature	-40	-	105	°C
$T_J$	Operating junction temperature	-40	-	125	
$T_{ST}$	Storage temperature	-65	-	150	
$\theta_{JA}^{[*1]}$	Thermal resistance junction-ambient 20-pin QFN(3x3 mm)	-	68	-	°C /Watt
	Thermal resistance junction-ambient 20-pin TSSOP(4.4x6.5 mm)	-	38	-	°C/Watt

**Note:**

1. Determined according to JESD51-2 Integrated Circuits Thermal Test Method Environment Conditions

Table 8.7-3 Thermal characteristics

### 8.7.4 EMC Characteristics

#### 8.7.4.1 Electrostatic discharge (ESD)

For the Nuvoton MCU products, there are ESD protection circuits which built into chips to avoid any damage that can be caused by typical levels of ESD.

#### 8.7.4.2 Static latchup

Two complementary static tests are required on six parts to assess the latchup performance:

- A supply overvoltage is applied to each power supply pin
- A current injection is applied to each input, output and configurable I/O pin

#### 8.7.4.3 Electrical fast transients (EFT)

In some application circuit component will produce fast and narrow high-frequency transients bursts of narrow high-frequency transients on the power distribution system..

- Inductive loads:
  - Relays, switch contactors
  - Heavy-duty motors when de-energized etc.

The fast transient immunity requirements for electronic products are defined in IEC 61000-4-4 by International Electrotechnical Commission (IEC).

Symbol	Description	Min	Typ	Max	Unit
$V_{HBM}^{[1]}$	Electrostatic discharge,human body mode	-8000	-	+8000	V
$V_{CDM}^{[2]}$	Electrostatic discharge,charge device model	-1000	-	+1000	
$I_{LU}^{[3]}$	Pin current for latch-up <sup>[3]</sup>	-400	-	+400	mA
$V_{EFT}^{[4]} \text{ } [5]$	Fast transient voltage burst	-4	-	+4	kV

Notes:

1. Determined according to ANSI/ESDA/JEDEC JS-001 Standard, Electrostatic Discharge Sensitivity Testing – Human Body Model (HBM) – Component Level
2. Determined according to ANSI/ESDA/JEDEC JS-002 standard for Electrostatic Discharge Sensitivity (ESD) Testing – Charged Device Model (CDM) – Component Level.
3. Determined according to JEDEC EIA/JESD78 standard.
4. Determined according to IEC 61000-4-4 Electrical fast transient/burst immunity test.
5. The performance criteria class is 4A.

Table 8.7-4 EMC characteristics

### 8.7.5 Package Moisture Sensitivity(MSL)

The MSL rating of an IC determines its floor life before the board mounting once its dry bag has been opened. All Nuvoton surface mount chips have a moisture level classification. The information is also displayed on the bag packing.

Pacakge	MSL
20-pin QFN(3x3 mm) [1]	MSL 3
20-pin TSSOP(4.4x6.5 mm) [1]	MSL 3

**Note:**

1. Determined according to IPC/JEDEC J-STD-020

Table 8.7-5 Package Moisture Sensitivity(MSL)

### 8.7.6 Soldering Profile




Figure 8.7-1 Soldering profile from J-STD-020C

Profile Feature	Pb Free Package
Average ramp-up rate (217°C to peak)	3°C/sec. max
Preheat temperature 150°C ~200°C	60 sec. to 120 sec.
Temperature maintained above 217°C	60 sec. to 150 sec.
Time with 5°C of actual peak temperature	> 30 sec.
Peak temperature range	260°C
Ramp-down rate	6°C/sec ax.
Time 25°C to peak temperature	8 min. max
<b>Note:</b>	
1. Determined according to J-STD-020C	

Table 8.7-6 Soldering Profile

## 9 PACKAGE DIMENSIONS

### 9.1 TSSOP20 (4.4 X 6.5 mm) for MS51FB9AE




Figure 9.1-1 TSSOP-20 Package Dimension

## 9.2 QFN20 (3.0 X 3.0 mm) for MS51XB9AE




Figure 9.2-1 QFN-20 Package Dimension for MS51XB9AE

## 9.3 QFN20 (3.0 X 3.0 mm) for MS51XB9BE




Figure 9.3-1 QFN-20 Package Dimension for MS51XB9BE

## 10 ABBREVIATIONS

### 10.1 Abbreviations

Acronym	Description
ADC	Analog-to-Digital Converter
BOD	Brown-out Detection
GPIO	General-Purpose Input/Output
Fsys	Frequency of system clock
HIRC	12 MHz Internal High Speed RC Oscillator
IAP	In Application Programming
ICP	In Circuit Programming
ISP	In System Programming
LDO	Low Dropout Regulator
LIRC	10 kHz internal low speed RC oscillator (LIRC)
LVR	Low Voltage Reset
PDMA	Peripheral Direct Memory Access
POR	Power On Reset
PWM	Pulse Width Modulation
SPI	Serial Peripheral Interface
UART	Universal Asynchronous Receiver/Transmitter
UCID	Unique Customer ID
WKT	Wakeup Timer
WDT	Watchdog Timer

Table 10.1-1 List of Abbreviations

## 11 REVISION HISTORY

Date	Revision	Chapter	Description
2019.01.29	1.00		Initial release.
2019.09.03	1.01	Section 7.2.3 Section 7.3	Added $V_{IL}/V_{IH}$ value when GPIO setting as TTL mode. Removed HIRC and LIRC deviation figure
2020.10.07	1.02	Section 4.1.2 Section 7.3.1 Section 7.3.2 Section 7.4.1 Section 9.3	Modified MS51XB9BE pin assignment. Modified Frequency drift over temperature and voltage range. Added external clock input character table. Modified BOD brown-out detect voltage maximum value from 2.30 to 2.35. Modified QFN20 3x3 for MS51XB9BE package dimension to add lead length L1 condition.
2022.02.08	1.03	Chapter 2 Section 4.1.2 Section 8.4.2	Modified feature LIRC description from 1% to 10% Added the EPAD description. Added ADC input equivalent resistance and capacitance value. Modified ADC convert time description.

### Important Notice

**Nuvoton Products are neither intended nor warranted for usage in systems or equipment, any malfunction or failure of which may cause loss of human life, bodily injury or severe property damage. Such applications are deemed, "Insecure Usage".**

**Insecure usage includes, but is not limited to: equipment for surgical implementation, atomic energy control instruments, airplane or spaceship instruments, the control or operation of dynamic, brake or safety systems designed for vehicular use, traffic signal instruments, all types of safety devices, and other applications intended to support or sustain life.**

**All Insecure Usage shall be made at customer's risk, and in the event that third parties lay claims to Nuvoton as a result of customer's Insecure Usage, customer shall indemnify the damages and liabilities thus incurred by Nuvoton.**

---

Please note that all data and specifications are subject to change without notice.  
All the trademarks of products and companies mentioned in this datasheet belong to their respective owners.